Abstract-The series-resonant converter (SRC) has been used in several application and it recently became popular for smart transformers (STs). In this application, the efficiency and reliability are of paramount importance. Although many papers have addressed the design challenges to improve the converter efficiency, discussions about the reliability are still missing in the literature. In this context, this paper presents a design procedure focusing on the efficiency and reliability improvement of the SRC for ST application. High efficiency is achieved through the use of silicon-carbide MOSFETs, reducing conduction and switching losses, and the detail design procedure based on accurate losses modeling. High reliability is achieved through a fault-tolerant topology and reliability-oriented design of the resonant circuit passive components. Experimental results obtained for the optimized 10 kW SRC has shown an efficiency of 98.61%.
I. INTRODUCTION
T HE series-resonant-converter (SRC) has been used in a large range of voltage and power application, such as wireless power transfer for electrical vehicle [1] - [4] (24-600 V/5-100 kW), battery charger [5] , [6] (24-600 V/5-100 kW), renewable energy system [7] - [10] (0.1-500 kV/0.1-100 MW) and high-voltage power supply for specific application, as traveling-wave tube for satellites [11] (1-10 kV/1-100 kW). Because of its characteristic of output voltage regulation in open loop, associated to its feature of soft-switching, the converter became very popular in smart transformer (ST) [12] application. Hence, this converter has been used to implement the dc-dc stage of ST's architectures based on modular [13] - [15] and also nonmodular [16] concept.
In this kind of application, high efficiency is extremely desired and many optimization methods focusing on the efficiency improvement have been discussed in the literature [15] . The authors are with the Christian-Albrecht-University of Kiel, Kiel 24118, Germany (e-mail: levyfcosta@gmail.com; buticchi@ieee.org; liserre@ieee.org).
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A computer-aided design approach is proposed in [17] to optimize the efficiency of a resonant converter, in which a peak value of 97.4% was achieved. A modified topology of the resonant converter is proposed in [18] and [19] with the aim of reducing the losses. In both studies gallium-nitride devices are employed and a maximum efficiency of 97.5% and 98.3% is obtained in [18] and [19] , respectively. These designs are for low power (up to 300 W) and low voltage (LV; up to 400 V) applications. A high-efficiency SRC is reported in [20] for higher power and voltage level application (5 kW, 600 V). In that paper, silicon-carbide (SiC) MOSFETs are used, presenting a peak efficiency of 97.6%, in which is one of the highest reported in the literature, considering the power/voltage level.
In addition to the high-efficiency feature, the continuity of operation is of paramount importance and then a highly reliable system with a long lifetime is required [21] . Although the reliability is considered even more important than the efficiency in ST application, issues related to the SRC reliability has not been intensively investigated. Currently, very few papers have addressed reliability improvement of dc-dc converters by using fault tolerance approach [22] , [23] and the lifetime extension approach for dc-dc converters has not yet been discussed on the literature.
In this context, this paper presents an optimum design of the SRC used as a building block of the dc-dc stage of the ST. The design is focused on the efficiency and reliability optimization. The modular ST architecture using the SRC as a module is presented in Fig. 1 , while the topology of the SRC (including the parasitic elements) is shown in Fig. 2 . The input of the converter is connected on the medium voltage (MV) side of the system and its output is connected to the LV side. To achieve a very high efficiency, the loss modeling in all components is carried out and the characteristic equations are obtained. To further improve the efficiency, SiC MOSFETs with very low on-state resistance (R D S (on) ) are used, reducing drastically the conduction losses. Moreover, the medium-frequency transformer (MFT) is carefully designed in order to obtain lowest losses with the smallest size. The reliability is addressed by using the converter lifetime assessment and extension approach. One of the most faulty components of the SRC is the resonant capacitor (C r ). Thus, the influence of the converter parameters selection on the capacitor lifetime is evaluated, with the aim to extend the lifetime of this components and, consequently the converter lifetime. Furthermore, a fault-tolerant SRC topology previously presented [22] is proposed to be used in this application. The converter can continuously operate even with a semiconductor fault, contributing significantly to the converter reliability. The paper is divided as follows: Section I describes the operation principle of the SRC, where the main equations for the design are provided. The losses model in all the components of the converter are computed and discussed in Section III. In Section IV, the capacitors lifetime model is derived and a discussion about the influence of the tank circuit components (resonant inductor L r and capacitor C r ) selection on the capacitors lifetime is presented. Finally, a 10 kW prototype was built, and its high efficiency and reliability are verified through experimental results, validating the approach presented in this work. As a main result, an efficiency of 98.61% is presented, which is one of the highest reported in the literature so far.
II. OPERATION PRINCIPLE OF THE SRC
The topology of the SRC based on full-bridge configuration (FB-SRC) is shown in Fig. 2 , while its specification is shown in Table I . The most efficient operating point of the SRC is when it operates in the discontinuous conduction mode (DCM) with the switching frequency (f s ) equal or slightly below the resonance frequency (f o ). In this operation mode, the primary-side switches achieve zero-voltage switching (ZVS) and low-current switching, the output diodes achieve zero-current switching (ZCS). As additional advantages, the converter has good transformer utilization and also low EMI emission, due to the smooth current shape (low di/dt). According to [19] , the main problem with the SRC is the lack of input voltage regulation. On the other hand, it is an advantage for ST application, once the system has enough degrees of freedom to control the input voltage by using the front-end rectifier (first stage). Consequently, the open-loop operation of the SRC makes the system simpler and inexpensive, since the number of sensors can be reduced.
The main waveforms in this operation mode are shown in Fig. 3 . To support the analysis, the variables resonant frequency (f o ), resonant angular frequency (ω 0 ), and characteristic impedance of the resonant network (Z) are defined by (1) , in terms of the resonant inductor (L r ) and capacitor (C r ) of the tank circuit
To operate in DCM, the converter parameters must satisfy the conditions presented in (2) [24] , where γ is the angular length of one half switching period and I o is the load current. From these conditions, it is possible to design L r and C r , considering the operation range of the converter
As the converter with unit gain, the output voltage is defined as
Generally, the converter is designed to operate at the resonant frequency (f s = f o ) [25] , reaching then the maximum efficiency point. To do so, the pair L r and C r have to satisfy the condition imposed in (1) . Thus, there is one degree of freedom to select one of these parameters, while the other is chosen consequently. Nevertheless, the selection of the pair L r and C r has an impact on the current and voltage effort on the resonant capacitor, influencing its lifetime. Therefore, the selection of L r and C r plays an important role not only on the converter efficiency, but also on the components lifetime. This aspect will be discussed in the next sections.
As the converter operates with soft-switching, high switching frequency can be chosen, leading to the reduction of the passive components. However, the MFT requires high voltage isolation, as determined by the application [12] , and this sets an upper limit to the operating frequency. In fact, since primary and secondary windings must be spatially separated, proximity effect would increase copper losses. Moreover, given a constant probability of partial discharge, a higher switching frequency translates to more partial discharge events, with detrimental effects on the transformer lifetime. For these reasons, 20 kHz was selected, as shown in Table I .
III. LOSSES ANALYSIS OF THE SRC
As mentioned before, the losses in the main components of the SRC must be carefully computed in function of the main converter parameters, with the aim of properly selecting these parameter, minimizing the losses.
A. Semiconductors
In order to take advantage of the high performance of the new SiC devices, SiC MOSFETs of 1.2 kV voltage rating are considered for the primary side. These devices are characterized by a very low switching energy and a very low R D S (on) . By using them, the SRC will mainly take the advantage of its low R D S (on) , reducing the conduction losses considerably. For the secondary side, bidirectional switches need to be used, because of the bidirectional power flow requirement of the converter. IGBTs in parallel with high-performance SiC diodes are therefore utilized because the converter will operate for the majority of the time transferring the power from MV to LV side, making the use of SiC MOSFETs even in the secondary side not economically justifiable. The list of the considered semiconductors is presented in Table II .
The conduction losses of the primary-side MOSFETs can be calculated by (4) , where the on-resistance (R dc(on) ) is function of the drain-source current (i dc ), junction temperature (T J ), and gate voltage (V gs ). Assuming a constant junction temperature of 100
• C and a constant gate voltage, the equation is simplified to (5) . As can be observed, the conduction losses depend on the inductor peak current (i Lpk ) and also γ. Both parameters are highly dependent on the tank circuit components (L r and C r ). The conduction losses of the secondary-side diodes can be calculated in function of the current and devices parameters by (6) . Similarly as for the MOSFET, the diodes conduction losses are highly dependent on L r and C r . The influence on L r and C r is discussed in Section V.
As the converter operates under soft-switching condition with ZVS and ZCS on the primary side and ZCS on the secondary, the switching losses can be neglected
B. DC-Link Capacitor
For the dc-link capacitor, the aluminum electrolytic capacitor from EPCOS (long-life series), with 1000 μF capacitance and voltage rating of 450 V is used. This type of capacitor is chosen because of its high energy storage density, compared to other type of capacitors. The capacitor has an equivalent-series resistance of R ESR = 55 mΩ. Because of the voltage rating of the capacitors, two devices need to be connected in series. The losses on this component are calculated according to
C. MFT Design
In order to optimize the transformer losses, taking into account also the transformer size, a computer-aided design was carried out, and the algorithm flowchart is depicted in Fig. 4 . The database populated with suitable E-type ferrite cores was created and it is shown in Table III . The core-type construction as shown in Fig. 4 is also assumed. The algorithm starts with the smallest core selection, in this case, a single E 55/28/21, and then the basic design is performed. In this point, the number of turn of both windings is calculated and the wires are selected. In the next point, the implementation feasibility is verified by comparing the available window area of the selected core with the area required for the design. If the transformer cannot be built, a bigger core is selected and the procedure starts again. Otherwise, the algorithm goes to the next point: losses calculation.
For the wire losses, the skin and proximity effect are considered additionally to the dc losses. To avoid the skin effect, litz wire is used. The losses caused by the proximity effect are estimated based on [26] . For the core losses, the Steinmetz equation due to the almost pure sinusoidal current waveforms [27] is used. Finally, the temperature is estimated according to [28] under the assumption of natural convection cooling. The design result is summarized in Table IV . Discussions about the transformer implementation and experimental verification are presented in Section V.
IV. RELIABILITY ASSESSMENT
To achieve high reliability, the most frequent device failures are evaluated and a failure mode and effect analysis for the SRC is carried out, as shown in Table V . According to the industries reports [29] , [30] , the most susceptible device on the SRC is the primary-side semiconductor, that is usually implemented using MOSFETs [29] , [30] . In the second place is the resonant capacitors (C r ). To improve the robustness of the converter and consequently the ST reliability, the failure causes on these two components are analyzed and a solution to avoid or postpone the fault in each case is proposed.
A. Primary-Side Semiconductor Failure
As can be observed in Table V , the fault on the switches reported in [30] , regardless the reason, leads to a short-circuit (SC) state of this device. Hence, a solution to avoid this problem, keeping the converter still operational, is to use the fault-tolerant SRC topology proposed in [22] (shown in Fig. 5) , instead of the classic one shown in Fig. 2 . Additionally, the topology presented in Fig. 5 is also resilient to open-circuit (OC), making it a suitable solution for every kind of semiconductor fault of the primary side.
The basic idea of this topology is to keep operating the converter after the fault, that is, SC or OC of a semiconductor, but as a half-bridge SRC (HB-SRC), instead the FB-SRC, isolating the faulty leg. As an example, it is assumed that the switch s 4 is damaged in SC, as depicted in Fig. 6, so that s 3 must remain open. Since the switch s 4 is short-circuited, the point b highlighted in Fig. 6 is directly connected to the primary-side ground resulting in the HB-SRC. Meanwhile, the healthy leg (composed of s 1 and s 2 ) operates normally. As a result, the effective value of voltages v p and v s drop to half of their original values, implying an output voltage (V o ) reduction. To avoid that, a reconfigurable rectifier is used. In faulty case, the switch s f is activated, as shown in Fig. 6 , and the secondary side operates as a voltage-doubler rectifier, preserving the output voltage. More detail about the converter operation can be obtained in [22] .
B. Resonant Capacitor Failure
The resonant capacitor is listed as the second most susceptible device to failure. The reasons for that are the start-up conditions (leading to an overvoltage), and also the current stress caused by the load variation (as SC or overload). Normally, most of the failures lead to an OC condition [31] . In order to postpone as much as possible the capacitor failure, its lifetime model is evaluated, in order to implement a reliability-based design.
The metalized polypropylene film capacitors from WIMA (MKP10 series) are used to implement the tank circuit. The considered capacitors are: 150, 330, 680 nF, all rated for 400 V ac /650 V dc . According to [31] , for this kind of capacitor, the lifetime model is given by (9) , where L o is the expected lifetime tested by the manufacturer, V C pk and V o are the capacitor voltage at use condition and test condition, respectively. T and T o are the temperature at use condition and test condition, respectively, in Kelvin. K B is Boltzmanns constant (8.62105 eV/K), E a is the activation energy, and n is the voltage stress exponent and these last constants depend on the manufacturer [31] . As can be noticed in (9), the capacitors lifetime (L) does not depend only on the capacitor voltage (V C pk ), but also from the rms inductor current (i L (rms) ), which is directly related to the operation temperature. Since both parameters V C pk and i L (rms) can be rewritten in terms of L r and C r , as demonstrated in (10) and (11) , then the capacitor lifetime depends L r and C r , as shown in (12) .
In this context, the influence of the L r and C r pair selection on the capacitor lifetime is evaluated. To do so, the main parameters that has influence of the lifetime capacitor, that is, the rms inductor current, capacitor voltage, and output voltage ripple are analyzed in function of L r and C r , resulting in the graphics plotted in Fig. 7 . Although the output voltage ripple and output voltage overshoot have no effect on the capacitors lifetime, they are analyzed, because these parameters are very important for the converter and they also depend from L r and C r . To plot these graphics, two operation conditions were considered: normal condition, that is, steady-state and depicted in Fig. 7(a)-(c) ; and abnormal condition, that is, start-up and load variation [see Fig. 7(d)-(f) ]. Furthermore, the resonant frequency (f o ) was kept constant and the operation point of f o = f s is highlighted in those plots. For normal operation and assuming a constant resonant frequency, it is noticed that the L r and C r does not affect the rms inductor current [see Fig. 7 On the other hand, if a big L r and small C r are chosen, the inductor current overshoot is minimized, whereas the output voltage overshoot and the tank capacitor voltage overshoot are maximized, also influencing negatively the capacitor lifetime. Hence, to verify quantitatively the influence of L r and C r on the capacitor lifetime, all these graphics are combined, and a capacitor lifetime model based on L r and C r is obtained, as plotted in Fig. 8(b) . Similarly, the efficiency curve of the SRC as a function of the L r and C r is also plotted in Fig. 8(a) , by using the losses equations described previously
C. Tank Circuit Parameter Selection
Analyzing the efficiency curve and lifetime capacitors presented in Fig. 8 , it is noticed that the efficiency reaches its maximum value when f o = f s , as expected and already discussed. In Fig. 8(b) , the capacitor lifetime is longer for lower values of L r and higher values of C r . Therefore, to extend as much as possible the capacitor lifetime, the inductance L r must be as smaller as possible, while the capacitance C r should be as big as possible, keeping f o constant. The minimum inductance value possible is constrained by the leakage inductance of 
V. PROTOTYPE IMPLEMENTATION AND EXPERIMENTAL RESULTS
In order to evaluate the converter performance experimentally and verify the presented design procedure, a prototype was built and tested. The main specifications are shown in Table I . The transformer implementation, converter construction, and the final results are discussed.
A. MFT Implementation and Tests
The MFT was implemented according to the design presented in Section III. As a result of the design, two cores E65/32/27 from EPCOS/TDK were used in parallel and the physical implementation is described in Table IV . The implemented transformer was experimentally evaluated and its main parameters, as well as the core losses and wire losses were obtained. The intrinsic parameters of the transformer are shown in Table VI .
In order to evaluate more carefully the power dissipated on the transformer, the OC and SC tests were performed according to [32] . From these tests, it is possible to separate the core losses from the wire losses, and to obtain the wire losses decomposition in ac and dc losses. The total losses of the MFT are presented in Table VI , while the losses distribution is depicted in Fig. 14 . As can be observed, the wires are responsible for most of the losses (61%), where 22% of this value are the ac losses, due to the proximity effect. The expected ac losses is between 20% and 30% of the total wire losses. Thus, the obtained value is in accordance to the analysis, showing a good implementation of the transformer.
Finally, the temperature were measured in both tests, in order to check the temperature rise due to the core and wire losses individually. The results are presented in Fig. 9 and it is observed that the temperature is well below the maximum of 100
• C.
B. Final Prototype Assembly
Once the resonant frequency and the transformer leakage inductance are chosen, the resonant capacitance (C r ) can be selected. As discussed in Section IV, the resonant inductance should be the transformer leakage inductance, then L r = 13.5 μH. To select the resonant frequency, the dead-time between the semiconductors of the same leg should be taken into account. Moreover, a resonance frequency slight above the switching should be selected, so that the inductor current can have a small zero-time, allowing the semiconductors to deplete their stored charge. Therefore, assuming a dead-time of 1 μs, the resonance frequency of f o = 21.7 kHz is select. To obtain this value, the resonant capacitance should be C r = 4.3 μF. Thus, the C r is implemented by using nine capacitors of 330 nF and two capacitors of 680 nF connected in parallel.
For the semiconductor selection, those devices that provide the minimum conduction losses are selected, since the switching losses are neglected, due to soft-switching operation of the converter. For the primary side, two SiC-MOSFET were considered during the design (see Table II ). The SiC MOSFET C2M0025120D is select to be used on the prototype implementation, because of its lower R D S (on) and consequently lower power dissipation. For the secondary side, IGBT and a SiC diode are used in parallel as discussed in Section III. The silicon IGBT IHW40N120R3 optimized for lower conduction losses is chosen. For the SiC diode selection, two options are provided in Table II and they perform similarly from the conduction losses viewpoint. However, the device C4D20120D presents a lower reverse recovery charge, and for that reason it is selected for the prototype implementation.
C. Experimental Results
The experimental results were obtained for the converter operating in steady state at nominal load, where the main waveforms were saved and the thermal behavior of the main components was evaluated by a temperature measurement system. Additionally, the converter efficiency and the losses distribution on the components are verified and discussed. The results are summarized from Figs. 11 to 14.
The main waveforms obtained experimentally for the converter operating in steady state in nominal condition (i.e., 10 kW, 600 to 700 V) are shown in Fig. 11 . In Fig. 11(a) , the primaryside voltage (v p ), the voltage over the resonant capacitor (v C r ) and the tank circuit current (i Lr ) are presented. Fig. 11(b) shows the current and voltage on the primary-side semiconductor (s 1 ), where soft-switching operation is verified. As expected, the primary-side semiconductors turn ON in ZVS and turn OFFin ZCS. The commutation detail is also depicted in Fig. 11(b) . Similarly, the current and voltage on the secondary-side diode (d 1 ) are presented in Fig. 11(c) , where ZCS operation during turn-ON and turn-OFFis observed. Therefore, these results confirmed that the switching losses can be completely neglected during the design of the converter.
The temperatures of the transformer, the primary and secondary-side semiconductors for the converter operating at nominal condition are depicted in Fig. 12 . As can be noticed, the hotspot on the transformer has an temperature of 89
• C, which is below the maximum of 100
• C defined by the design. Finally, the efficiency curve in function of the output power is shown in Fig. 13 , while the losses distribution is presented in Fig. 14. The efficiency curve was obtained experimentally using the high-performance power analyzer WT1800 from Yokogawa (basic power accuracy of 0.02%). As can be seen, the converter has achieved a peak efficiency of 98.61% at a power level of around 4 kW, while at nominal load, the converter has achieved around 98.1% of efficiency. This results confirmed the optimum design of the converter, as well as the high potentiality of the SiC technology in this application.
Evaluating the losses distribution depicted in Fig. 14 , the transformer is responsible for most of the losses, with 39% of the total power dissipated by the converter. Furthermore, the conduction losses of the secondary-side semiconductor (around 34% of the total losses) are higher than the primary-side ones, that are responsible for 24% of the total power dissipated by the converter. This effect is also noticed in Fig. 12 , in which higher temperatures are observed in the secondary-side devices [around 86
• C, see Fig. 12 (c)] with respected to the primary-side semiconductors [see Fig. 12(a) ]. In spite of having higher rms current, the primary-side semiconductor dissipate less power, when compared to the secondary-side semiconductor. It is explained by the fact that the SiC-MOSFETs presents a very low R D S (on) , contributing significantly to the conduction losses reduction and making this device very suitable for such application.
D. Fault-Tolerance Capability Evaluation
In order to verify the reliable operation of the converter and proof its capability to handle faults, as described in Section IV, the converter is tested under fault condition. A SC is imposed on the primary-side semiconductors s 2 and the dynamic behavior of the converter is observed. For safety reasons, the test was performed considering an input voltage of 350 V and output voltage of 500 V. The dynamic behavior during the fault on semiconductor s 2 is presented in Fig. 15 , showing that the converter remains operational after the failure. Moreover, the converter provides a constant output voltage (500 V) even after the fault. This result attests the effectiveness of the topology shown in Fig. 5 , demonstrating the ability of the SRC to handle fault.
Besides being a highly efficient converter, as demonstrated by the efficiency curve in Fig. 13 , the SRC using the proposed design approach is also presented as a highly reliable solution, as demonstrated in this section. Hence, the SRC meets all the requirement of the ST system. 
VI. CONCLUSION
The series-resonant converter is a promising topology to be used as a building block of the modular dc-dc stage of ST. In this system, high efficiency and reliability are extremely desired. In this paper, an optimum design of a series-resonant converter to obtain not only high efficiency, but also high reliability was proposed.
To obtain high efficiency, the losses were carefully modeled and a minimization procedure was performed. Additionally, SiC-MOSFETs with very low on-resistance were used on the primary side, while SiC diode associated with IGBT were used on the secondary side of the converter.
To increase the reliability, the two most critical devices were analyzed: the primary-side semiconductor and the resonant capacitor. To avoid fault on the switch, a fault-tolerant SRC topology was proposed to be used instead the classic one, avoiding the interruption of the system in faulty case. To extend the reliability of the resonant capacitor, its lifetime model is used and a tradeoff between the resonant tank parameters selection is found. As a result, the resonant tank circuit should have a high capacitance value (C r ) and small inductance value (L r ) (for a given resonant frequency). Following this procedure, the capacitor lifetime is extended. In that case, only the leakage inductance of the transformer should be used as the resonant inductor, and no additional components should be included.
Finally, experimental results were provided for a 10 kW prototype. The converter was tested under fault condition, demonstrating its high reliable characteristic. Furthermore, the proposed converter obtained a peak efficiency of 98.61%, proving the validity of the presented design. 
